FPGAs for Software Programmers

Dirk Koch,Frank Hannig,Daniel Ziener

Engineering (R0)

Buy the eBook

Save 10 %List Price: $116.49 USD.$104.89USD

You are in the Worldwide store

Not in Worldwide? Choose your country’s store to see books available for purchase.

Choose Store

Buy Now

Why read with us?

Kobo empowers book lovers to read more.

Elevated reading experience with our Kobo eReaders

Rich and relevant book catalogue

Free Kobo reading app

Synopsis

About this book

Language:English
ISBN:9783319264080
Release date:Jun 18, 2016
Publisher:Springer International Publishing

Imprint:Springer
File format:EPUB2
File size:4.58 MB
Download options:EPUB2 (Adobe DRM)

In this series

Partial Reconfiguration on FPGAs

Dirk Koch

More By Author

Partial Reconfiguration on FPGAs

Dirk Koch

$146.79

Modeling and Simulation of Invasive Applications and Architectures

Sascha Roloff, Frank Hannig, Jürgen Teich

$94.39

Architecture of Computing Systems -- ARCS 2016

Frank Hannig, João M.P. Cardoso, Thilo Pionteck, Dietmar Fey, Wolfgang Schröder-Preikschat, Jürgen Teich

$52.49

Symbolic Parallelization of Nested Loop Programs

Alexandru-Petru Tanase, Frank Hannig, Jürgen Teich

$94.39

Applied Reconfigurable Computing. Architectures, Tools, and Applications

Steven Derrien, Frank Hannig, Pedro C. Diniz, Daniel Chillet

$52.49

Architecture of Computing Systems – ARCS 2018

Mladen Berekovic, Rainer Buchty, Heiko Hamann, Dirk Koch, Thilo Pionteck

$52.49

Did you like the book?

Be the first to rate and review this book!

This is our Worldwide store.

FPGAs for Software Programmers

Why read with us?

Synopsis

About this book

Book details

How to read

In this series

Partial Reconfiguration on FPGAs

Related Reads

Operational Amplifiers

Hybrid ADCs, Smart Sensors for the IoT, and Sub-1V & Advanced Node Analog Circuit Design

High Performance Integer Arithmetic Circuit Design on FPGA

Wireless Communication Electronics by Example

UTLEON3: Exploring Fine-Grain Multi-Threading in FPGAs

Source-Synchronous Networks-On-Chip

Invasive Tightly Coupled Processor Arrays

Embedded Software Verification and Debugging

Carbon Nanotubes for Interconnects

Fog Computing in the Internet of Things

Compact Models and Measurement Techniques for High-Speed Interconnects

New Data Structures and Algorithms for Logic Synthesis and Verification

System-Level Validation

Routing Algorithms in Networks-on-Chip

Model-Driven Design Using IEC 61499

Parallel Sparse Direct Solver for Integrated Circuit Simulation

IP Cores Design from Specifications to Production

VLSI Design: Circuits, Systems and Applications

Smart Sensors and Systems

Energy-Efficient Communication Processors

Fundamentals of Electromigration-Aware Integrated Circuit Design

Adiabatic Logic

Designing TSVs for 3D Integrated Circuits

Dynamic Reconfiguration in Real-Time Systems

RFID Security

Languages, Design Methods, and Tools for Electronic System Design

Computing Platforms for Software-Defined Radio

Languages, Design Methods, and Tools for Electronic System Design

Low Power Interconnect Design

Hardware IP Security and Trust

Theory of Digital Automata

An ASIC Low Power Primer

VLSI 2010 Annual Symposium

Fuzzy Logic Based Power-Efficient Real-Time Multi-Core System

The Art of Hardware Architecture

Out-of-order Parallel Discrete Event Simulation for Electronic System-level Design

Fundamentals of IP and SoC Security

Counterfeit Integrated Circuits

Synchronous Precharge Logic

Logic Circuit Design

CMOS Circuits for Biological Sensing and Processing

Brain-Machine Interface

Heterogeneous Reconfigurable Processors for Real-Time Baseband Processing

Near Threshold Computing

Pipelined ADC Design and Enhancement Techniques

Smart Camera Design

The Boundary-Scan Handbook

Introduction to Open Core Protocol

Formal Verification of Simulink/Stateflow Diagrams

Arbitrary Modeling of TSVs for 3D Integrated Circuits

More By Author

Partial Reconfiguration on FPGAs

Modeling and Simulation of Invasive Applications and Architectures

Architecture of Computing Systems -- ARCS 2016

Symbolic Parallelization of Nested Loop Programs

Applied Reconfigurable Computing. Architectures, Tools, and Applications

Architecture of Computing Systems – ARCS 2018

Did you like the book?

eBooks

Audiobooks

Why read with us?

More By Author

Partial Reconfiguration on FPGAs

Modeling and Simulation of Invasive Applications and Architectures

Architecture of Computing Systems -- ARCS 2016

Symbolic Parallelization of Nested Loop Programs

Applied Reconfigurable Computing. Architectures, Tools, and Applications

Architecture of Computing Systems – ARCS 2018

Did you like the book?

Latest Blog Posts